

**КОДИРОВКА МАТРИЦ УМНОЖЕНИЯ С ИСПОЛЬЗОВАНИЕМ НОВЫХ УСТРОЙСТВ FPGA  
(ПЛИС)  
“ENCRYPTION OF MATRIX MULTIPLICATION USING NEWER FPGA DEVICES”**

*PhD Candidate: Haider I Mohsin, Prof. J.I.Batyrcanov  
Kyrgyz state Technical University  
liveoffice12@gmail.com*

### 1. Abstract

Matrix multiplication is a fundamental buildingblock for many applications including image processing, coding, and digital signal processing. In this project we intended to give two ways of improvement of Encryption efficient methodology for implementing integer and floating point matrix multiplication using FPGAs. The architecture presented is based on new FPGA features and provides a significant reduction in total computation time and resource utilization over previous solutions.

### 2. Introduction

Many applications like image processing, coding, and digital signal processing have matrix multiplication operation as a fundamental one. Processors implement the matrix multiplication in  $O(n^3)$  running time. To reduce this complexity, many parallel methods have been developed [2] [3] [4]. While these parallel processing methods have reduced the total computation time, they are applicable only for small matrix dimensions since they require significant device resources. Recent advances in Field Programmable Gate Array (FPGA) technology gave new possibilities for implementation of more efficient parallel matrix multiplication algorithms.

### 3. Matrix Multiplication Methods

Several methods have been explored to decrease the algorithmic complexity of the matrix multiplication operation [2] [3] [4]. Although these prior works have systematically improved the resource utilization and operating frequency over prior designs, their algorithms all require inter-

communication between the processing elements (PE's). While this improves the latency of the system, it is not delay or resource optimal due to data sharing between the PE's. In this project we will use the method that performs matrix multiplication with PE's that operate in isolation from each other [1].

New advances in FPGA technology allow more efficient implementation of integer and floating-point multiplication and addition over previous generations of devices. For example, the Xilinx Virtex-4 family introduced the dedicated DSP-48 block which consists of a  $18 \times 18$  multiplier coupled with a 48-bit adder / accumulator [7]. In addition, the Virtex-4 family includes dedicated FIFOs which allow efficient implementation of both synchronous and asynchronous FIFOs without requiring additional logic resources.

#### 3.1 The parallel model

In order to optimize FPGA architecture resource use, the data from input matrices  $A$  and  $B$

should be re-used. Optimal data re-use occurs when data is read from memory for matrices  $A$  and  $B$  exactly once. By simultaneously reading one column of matrix  $A$  and one row of matrix  $B$ , and performing all multiply operations based on those

values before additional memory reads, optimal data re-use occurs. Data read in this sequence allows one partial product term of every element in output matrix  $C$  to be computed per clock cycle. This process is shown in Figure 1.




Figure 1: Parallel Matrix Multiplication Sequence

3.1.1 Multiplier Array Architecture

In order to meet the memory read requirements, an array structure of PE's is required. Figure 2 shows the array structure required when input matrix  $A$  has  $l$  elements, and  $B$  has  $m$  elements.




Figure 2: Matrix Multiplier Array

In this array configuration,  $lm$  product terms are produced each clock cycle from the  $l+m$  matrix elements. In the sequel, we assume that  $m = l$ , allowing for a regular multiplier array structure. In all but the smallest of matrix dimensions  $n$  where  $m = n$ , it is assumed that  $m = n/k$  where  $k$  is an integer.

This array configuration allows the algorithm to be applied to matrices of non-square dimension.

3.1.2 Processing Element (PE) Structure

The structure of the PE is shown in Figure 3.




Figure 3: Processing Element (PE) structure

The PE structure consists of one input each from matrix  $A$  and  $B$ , a multiplier accumulator (MAC), and a result FIFO. The multiplier latency is denoted as  $\alpha_m$ , while that of the adder and FIFO are denoted as  $\alpha_a$  and  $\alpha_f$  respectively. The inputs from matrices  $A$  and  $B$ , containing one word each per clock

cycle, are implemented using dedicated routes from the Block Ram memory associated with the multiplier. By having dedicated memory connections for each PE the routing and resource delay penalty is eliminated.

During the computation of output matrix element  $C_{ij}$  the product term  $A_{ik} \cdot B_{kj}$  must be available at the output of the adder during the same clock cycle as the product term  $A_{i(k+1)} \cdot B_{(k+1)j}$  is available from the multiplier. The final product term requires  $\alpha_a$  of latency in the adder before it is stored in memory.

### 3.1.3 Memory Structure

The memory hierarchy is organized in the following way: input matrices  $A$  and  $B$ , and output matrix  $C$  FIFO storage. Each matrix is partitioned into  $m$  BlockRambanks. This structure has one bank of  $A$  and  $B$  feeding one PE array row and column respectively. Each bank of  $A$  stores  $k = (n/m)$  words of each column in  $A$ , for every row of  $A$ . Similar, each bank of  $B$  stores  $k = (n/m)$  words of each row in  $B$ , for every column of  $B$ . Because the data remains in FIFO memory only until used, additional data can be loaded from external memory to accommodate array dimensions larger than internal storage would allow. Each BlockRam has a depth  $d$  based on the width of the internal data. To determine the number of BlockRams required per matrix word, the input data word width ( $W_{mat}$ ) is divided by the BlockRam width ( $W_{bram}$ ) and rounded up. This is multiplied by the number of words in the matrix  $n^2$  and divided by the FIFO depth  $d$ . The total number of input BlockRams required for matrices  $A$  and  $B$  are as presented in Equation (1).

$$InputBlockRams = 2 \cdot ((W_{mat}/W_{bram}) \cdot (n^2)/d) \quad (1)$$

The number of PE BlockRams required is the width of the input word ( $W_{PE}$ ) divided by the Block-Ram ( $W_{bram}$ ) width and rounded up. Note that the data width at the output of the matrix MAC operation is wider than that of the input matrices, and will thus require more BlockRams per word. This value is multiplied by the number of PE words ( $k^2$ ) and divided by the FIFO depth  $d$ . The total number of BlockRams required to store the results is given in Equation (2).

$$PEBlockRams = (W_{PE}/W_{bram}) \cdot (k^2/d) \quad (2)$$

### 3.2 System Latency and Computational Time

#### 3.2.1 System Latency

In the analyzed method, we have  $k = n/m$ , which requires  $k^2$  clock cycles to read the input data which produces the product terms for one column of  $A$  multiplied by one row of  $B$ . With  $n$  rows and  $n$  columns in method's design, and each column of  $A$  and  $B$  read simultaneously, there are  $nk^2$  clock cycles required to read the input matrices from memory. This means that after  $[(n - 1)k^2 + 1]$

clock cycles the elements  $A_{1n}$  and  $B_{n1}$  which are required for the final product term of  $C_{1n}$  will be read from memory. Given that the multiplier latency is  $\alpha_m$  and the adder latency is  $\alpha_a$ , the first result  $C_{1n}$  will be presented to the PE FIFO after  $[(n - 1)k^2 + 1] + \alpha_m + \alpha_a$  clock cycles. Because the PE FIFO also serves as the output matrix  $C$  storage, no additional clock cycles are required to store the result. The latency formula of the system is given in Equation (3).

$$L_m = [(n - 1)k^2 + 1] + \alpha_m + \alpha_a \quad (3)$$

#### 3.2.2 Total Computational Time

The input matrix elements  $A_{nn}$  and  $B_{nn}$  required for the final product term of  $C_{nn}$  are read from memory after  $nk^2$  clock cycles. Given the multiplier latency of  $\alpha_m$  and the adder latency of  $\alpha_a$ , the final result  $C_{nn}$  will be written to the PE FIFO after  $nk^2 + \alpha_m + \alpha_a$  clock cycles. Again, with no additional time required for storing result  $C_{nn}$  to memory, the total computation time is given in Equation (4).

$$Total\ Computation\ Time = nk^2 + \alpha_m + \alpha_a \quad (4)$$

## 4. Proposed Improvement

By analyzing the described method for parallel matrix multiplication, we suggest two strategies that can improve the performance of the algorithm. Since the size of the numbers that are added in the PE unit is large, we could use a high-performance carry-look-ahead adder. This modification will decrease the value of  $\alpha_a$ , respectively decreasing the system latency (Equation 4). Another improvement could be using pipelining in multiplication operation of the PE unit. By using a pipelined multiplier, we will decrease the  $\alpha_m$  value from Equation 4, which will also improve the system latency.

### 4.1 Carry – Look Ahead Adder

In a carry – look ahead adder, all the carry outputs are calculated at once by specialized look ahead logic. The result is that instead of having to wait for the output to "ripple" up to the most significant bit, the entire result can be computed with significantly less delay.

While we need to use large adders, we use the carry look ahead method on the outputs of smaller adders (which themselves may be carry look ahead adders) to build up a larger result. For example, a 16-bit adder may be implemented as four 4-bit adders, connected in a carry look ahead configuration.

## 4.2 Pipelining

Using a pipelined multiplier can considerably increase the performance of the PE unit. Jia Di [5] proposed a 2-dimensional pipeline gating scheme. Results show that 16-bit multipliers using this technique have on average a 66% power saving and latency reduction of 47% over original design.

## 5. Conclusions

In this report we analyzed an encryption efficient implementation of the matrix multiplication algorithm for fixed-point and floating-point designs [1]. Its advantage of recent FPGA technology to significantly reduce the resource utilization and total computation time over previous methods. Algorithm proposed removes the intercommunication between parallel processing elements (PEs), and allows each PE to operate in isolation. Also, this algorithm allows the implementation using matrices of arbitrary dimension.

## 6. References

1. Scott J. Campbell, Sunil P. Khatri, "Resource and delay efficient matrix multiplication using newer FPGA devices", in *Great Lakes Symposium on VLSI, 2006*
2. J. Jang, S. Choi, and V. Prasanna, "Area and time efficient implementations of matrix multiplication on FPGAs," in *Proceedings, IEEE International Conference on Field Programmable Technology (FPT)*, pp. 93–100, Dec 2002.
3. A. Amira and F. Bensaali, "An FPGA based parameterizable system for matrix product implementation," in *IEEE Workshop on Signal Processing Systems (SIPS)*, pp. 75–79, Oct 2002.
4. L. Zhuo and V. Prasanna, "Scalable and modular algorithms for floating-point matrix multiplication on FPGAs," in *Proceedings, International Parallel and Distributed Processing Symposium*, p. 92, Apr 2004.
5. Jia Di, J.S. Yuan, "Power-aware pipelined multiplier design based on 2-dimensional pipeline gating", in *Great Lakes Symposium on VLSI, 2003*. [6] <http://www.wikipedia.org>
6. Xilinx, "XtremeDSP design considerations." [www.xilinx.com](http://www.xilinx.com).